Design and Operation of Capacitorless Si Volatile Memory Based on 2-Terminal Thyristor (2-T TRAM)
기간
2017
참가자
Youngmin Kim
대회명
Korean Conference on Semiconductors
Design and Operation of Capacitorless Si Volatile Memory Based on 2-Terminal Thyristor (2-T TRAM)