Home Design Consideration of Bulk FinFETs Devices with n+/p+/n+ Gate and p+/n+ Gate for Sub-50 nm DRAM Cell Transistors
기간
2007
참가자
Ki-Heung Park
대회명
2007 IEEE Silicon Nanoelectronics Workshop
