바로가기 메뉴
본문 바로가기
푸터 바로가기
TOP

 

Method to eliminate gate and drain bias stress in WSe2 field effect transistors with single channel pulsed I-V measurement

기간

2016

참가자

Jun-Mo Park

대회명

제23회 한국반도체학술대회

Method to eliminate gate and drain bias stress in WSe2 field effect transistors with single channel pulsed I-V measurement