Optimization of Buffer Layer Structure in Multi-layered Poly Buffer LOCOS for Deep Submicron Silicon Devices
기간
1997
참가자
Jong Son Lyu
대회명
대한전자공학회 학술대회
Optimization of Buffer Layer Structure in Multi-layered Poly Buffer LOCOS for Deep Submicron Silicon Devices