바로가기 메뉴
본문 바로가기
푸터 바로가기
TOP

 

The optimal design of 15 nm gate-length junctionless SOI FinFETs for reducing leakage current

저자

Xi Liu et al.

저널 정보

Semiconductor Science and Technology

출간연도

2013

The optimal design of 15 nm gate-length junctionless SOI FinFETs for reducing leakage current